

PCB Number: 14058-2
ECO# number : 776481

BOM Configuration
(R):Unmount
(G):GPU
(U):UMA
(X):Debug used
(T):Touch

PAGE	TITLE	Quantity
01	Cover Page	
02	Block Diagram	
03	CPU_DDRA_DDRB	
04	CPU_CFG/CLOCK	
05	CPU_PCIE	
06	CPU_(VSS)	
07	CPU_(VCC_CORE/TP)	
08	CPU_(DDI/EDP)	
09	CPU_(POWER CAP1)	
10	CPU_(POWER CAP2)	
11	Reserved	
12	DDR3_SODIMM1	
13	DDR3_SODIMM2	
14	Reserved	
15	PCH(SPI/SMBUS/Audio/JTAG)	
16	PCH_(Clock)	
17	PCH_(PCIE/SATA/USB)	
18	PCH_(USB3.0/GPIO/HPD)	
19	PCH_(GPIO)	
20	PCH_(Stap Pin)	
21	PCH_(Power)	
22	PCH_(Vss/TP)	
23	PCH_(Reserved)	
24	SIO_ITE8739	
25	Flash ROM/RTC	
26	FAN CIRCUITS/HOLE	
27	AUDIO_ALC3661	
28	AMP_TPA3131	
29	MIC/SPEAKER/AUDIO JACK	
30	Reserved	
31	LAN_RTL8111HSD	
32	RJ45+TRANSFORMER	
33	READER CONN	
34	USB2.0 CONN	
35	USB3.0 CONN	
36	Reserved	
37	Reserved	
38	WEBCAM	
39	Reserved	
40	Power enable & sequence	
41	DCIN	
42	Run PWR/USB/ DSWPWR	
43	CHARGER	
44	VCORE & V_GT(NCP81203)	
45	VCORE OUTPUT (NCP81151)	
46	V_GT OUTPUT(NCP81151)	
47	VCCSA(RT8237)	
48	VCCIO(RT8237)	
49	5V & 3.3V(RT8243A)	
50	DDR_PWR (RT8207M)	
51	PCH_1D0V(RT8237)	
52	1D8V(RT9025)	
53	12V(RT8289)	
54	Reserved	
55	Scalar	
56	HDMI_OUT	
57	HDMI_IN	
58	PANEL CONTROL	


PAGE	TITLE	Quantity
59	OZ554A LED Converter	
60	HDD/ODD	
61	NGFF CONN	
62	TOUCH	
63	Reserved	
64	LED_BOARD/POWER BUTTON	
65	Reserved	
66	Reserved	
67	FFS	
68	DEBUG CONNECTOR	
69	Reserved	
70	Reserved	
71	Reserved	
72	Reserved	
73	Reserved	
74	Reserved	
75	Reserved	
76	GPU(1/5)_PEG	
77	GPU(2/5)DIGITALOUT	
78	GPU(3/5):VRAM I/F	
79	GPU(4/5):GPIO/STRAP	
80	080_GPU(5/5):PWR/GND	
81	VRAM_1,2(1/2)	
82	VRAM_3,4(2/2)	
83	VRAM5,6(3/4)	
84	VRAM7,8(4/4)	
85	Reserved	
86	PWR_GPU_LDO	
87	Reserved	
88	PWR_GPU_CORE	
89	Reserved	
90	Reserved	
91	Reserved	
92	Reserved	
93	Reserved	
94	Reserved	
95	Reserved	
96	Reserved	
97	Reserved	
98	Reserved	
99	CPU_XDP	
100	Reserved	
101	Reserved	
102	POWER Sequence	
103	POWER BLOCK DIAGRAM	
104	POWER GOOD & RESET DIAGRAM	
105	CLOCK DIAGRAM	

<Variant Name>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title 001_Cover Page			
Size	Document Number	Rev	
	COLORADO MLK SKYLAKE-S	-2	
Date:	Sheet	1	of 107





Project code:3PD025010001
ECO# Number: 776481
PCB Number: 14058
Revision:A01

COLORADO MLK Skylake-S Block Diagram



CHARGER	
BQ24727RGRR-1-GP 43	
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
RT8243AZQW-GP 49	
INPUTS	OUTPUTS
	V 3P3 A
	V 5P0 A
DCBATOUT	
CPU Core Power	
NCP81203MNTXG-S12-GP 44,45	
INPUTS	OUTPUTS
DCBATOUT	V CPU CORE
GFX Core Power	
NCP81172MNTXG-GP-U 88	
INPUTS	OUTPUTS
DCBATOUT	+V GPU CORE
DDR3L SUS	
TPS51716RUKR-GP 50	
INPUTS	OUTPUTS
DCBATOUT	V SM
	V SM_VTT
CPU GT POWER	
NCP81203MNTXG-S12-GP 44,46	
INPUTS	OUTPUTS
DCBATOUT	V CPU GT
CPU 1.05V	
NCP5230MNTWG 47	
INPUTS	OUTPUTS
DCBATOUT	V CPU SA
CPU 0.95V	
RT8237CZQW-2-GP 48	
INPUTS	OUTPUTS
DCBATOUT	V CPU IO
PCH 1.0V	
S-1339D15-M5001-GP 51	
INPUTS	OUTPUTS
DCBATOUT	V1P0_PCH_S5
FAN 12V	
RT8289GSP-GP 53	
INPUTS	OUTPUTS
DCBATOUT	12V_S0
GPU 1.35V	
APW8713QBI-GP 86	
INPUTS	OUTPUTS
DCBATOUT	+V 1P35_VGA
System switches	
INPUTS	OUTPUTS
V_5P0_A	SB5V
V_3P3_A	SB3V
V_5P0_A	VCC
V_3P3_A	VCC3
V_SM	+V_1P05_VGA
PCB LAYER	
L1: Top	
L2: GND	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

<Variant Name>



Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
	<p>Configuration Signals: The CGF signals have a default value of 1 if not terminated on the board. Refer to the appropriate platform design guide for pull-up/down recommendations when a logic low is desired.</p> <p>total recommends placing test points on the board for CGF pins.</p> <ul style="list-style-type: none"> CGF[0]: Stall reset sequence after PCI PL1 lock until de-asserted: <ul style="list-style-type: none"> 1 = (Default) Normal Operation; 0 = Stall. CGF[1]: Reserved configuration lane. CGF[2]: PCI Express* Static v16 Lane Numbering (Reserved) <ul style="list-style-type: none"> 1 = Normal Operation 0 = Lane Numbering not used. CGF[3]: Reserved configuration lane. CGF[4]: eDP enable: <ul style="list-style-type: none"> 1 = Disabled. 0 = Enabled. CGF[6-5]: PCI Express* Bifurcation <ul style="list-style-type: none"> 00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* CGF[7]: PEC Training: <ul style="list-style-type: none"> 1 = (default) PEC Train immediately following RESET# de assertion. 0 = PEC Wait for BIOS for training. CGF[19-8]: Reserved configuration lanes. 				
CGF[19:0]		I/O	GTL	SE	<p>All processor lines.</p> <p>CGF[2], CGF[5] and CGF[7] are relevant for 1 and 5-processor line only and test points may be placed on the board for them.</p>

Already SWAP

DMI

17 DMI.IT_MR_DP[0..3] <<<>>>
17 DMI.IT_MR_DN[0..3] <<<>>>
17 DMI.IT_MR_DP[0..3] <<<>>>
17 DMI.IT_MR_DN[0..3] <<<>>>

CHECK PCIeX8 swap ?????

76 PEG_RXN[7..0]

PEG_RXN7
PEG_RXN6
PEG_RXN5
PEG_RXN4
PEG_RXN3
PEG_RXN2
PEG_RXN1
PEG_RXN0

76 PEG_RXP[7..0]

PEG_RXP7
PEG_RXP6
PEG_RXP5
PEG_RXP4
PEG_RXP3
PEG_RXP2
PEG_RXP1
PEG_RXP0

V_CPU_IO
R63
24D9R2F-L-GP

PEG_COMP L7

DMI.IT_MR_DP0 Y3
DMI.IT_MR_DN0 Y4
DMI.IT_MR_DP1 AA4
DMI.IT_MR_DN1 AA5
DMI.IT_MR_DP2 AB4
DMI.IT_MR_DN2 AB3
DMI.IT_MR_DP3 AC4
DMI.IT_MR_DN3 AC5


DMI_RXP0
DMI_RXN0
DMI_RXP1
DMI_RXN1
DMI_RXP2
DMI_RXN2
DMI_RXP3
DMI_RXN3

DMI_TXP0
DMI_TXN0
DMI_TXP1
DMI_TXN1
DMI_TXP2
DMI_TXN2
DMI_TXP3
DMI_TXN3

GP

SKYLAKE-1

Sandy Bridge Socket



06/24 Allen add

PEG C_TXN7 (G I C11898) PEG_C_TXN7 GP
PEG C_TXN6 (G I C11897) PEG_C_TXN6 GP
PEG C_TXN5 (G I C11900) PEG_C_TXN5 GP
PEG C_TXN4 (G I C11903) PEG_C_TXN4 GP
PEG C_TXN3 (G I C11904) PEG_C_TXN3 GP
PEG C_TXN2 (G I C11905) PEG_C_TXN2 GP
PEG C_TXN1 (G I C11907) PEG_C_TXN1 GP
PEG C_TXN0 (G I C11899) PEG_C_TXN0 GP

PEG C_TXP7 (G I C12138) PEG_C_TXP7 GP
PEG C_TXP6 (G I C12139) PEG_C_TXP6 GP
PEG C_TXP5 (G I C12140) PEG_C_TXP5 GP
PEG C_TXP4 (G I C12141) PEG_C_TXP4 GP
PEG C_TXP3 (G I C12142) PEG_C_TXP3 GP
PEG C_TXP2 (G I C12143) PEG_C_TXP2 GP
PEG C_TXP1 (G I C12144) PEG_C_TXP1 GP
PEG C_TXP0 (G I C12145) PEG_C_TXP0 GP

NOTE.
If PEG is not implemented, the RX&TX pairs can be left as No Connect

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.


File
005_CPU_PCIE

Size
C Document Number
COLORADO MLK SKYLAKE-S

Rev
-2








Date: Sheet 5 of 107





Date: Sheet 8 of 107

V_CPU_CORE >>> V_CPU_CORE 7.24,44.45
V_BM >>> V_BM 7.12,13,15,50.86
V_CPU_GT >>> V_CPU_GT 7.44.46
V_CPU_SA >>> V_CPU_SA 7.47.48
V_CPU_ID >>> V_CPU_ID 4.5,7.8,48.99



For 44e

For 44e

For 44e

GTTX
CRB:4*22U 0603,10*47U 0805

V_CPU_OPC
CRB:6*22U 0603








V_CPU_EOPIO
CRB:7*22U 0603

<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title 010_CPU_(POWER CAP2)		
Size A	Document Number COLORADO MLK SKYLAKE-S	Rev -2
Date:	Sheet 10	of 107












Blanking

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	COLORADO MLK SKYLAKE-S				-2
Date:		Sheet		14	of 107










SBV 4.15V 100mA 24.25,31,35,38,40,47,48,51,53,55,56,57,58,59,61,64,66
VCC3 12.15V 100mA 16,20,21,24,25,26,27,28,31,33,38,41,42,44,47,48,50,53,55,56,58,59,61,62,64,67,68,69,69




The four USB 3.0 pairs can be mapped with any USB 2.0 pair to a given connector but ACPI tables (.JLD (Physical Device Location: Described in Section 6.1.6 of ACPI 4.0 Spec, and Section 6.1.8 of ACPI 5.0 Spec) and the BIOS should be updated to reflect the USB 2.0 to USB 3.0 pair mapping.



Intel Sunrise-Point		Entry PCB, H110		Premier PCB, Q170	
Port#	Interface	Interface	Device	Interface	Device
1	USB3#1	USB3	Front USB3 conn.	USB3	Front USB3 conn.
2	USB3#2	USB3	Front USB3 conn.	USB3	Front USB3 conn.
3	USB3#3	USB3	Rear USB3 conn.	USB3	Rear USB3 conn.
4	USB3#4	USB3	Rear USB3 conn.	USB3	Rear USB3 conn.
5	USB3#5	USB3	Rear USB3 conn.	USB3	Rear USB3 conn.
6	USB3#6	USB3	Rear USB3 conn.	USB3	Rear USB3 conn.
7	USB3#7/PCIE#1	PCle	PCle slot 4 (x4)	PCle	PCle slot 4 (x4)
8	USB3#8/PCIE#2	PCle	PCle slot 4 (x4)	PCle	PCle slot 4 (x4)
9	USB3#9/PCIE#3	PCle	PCle slot 4 (x4)	PCle	PCle slot 4 (x4)
10	USB3#10/PCIE#4/GbE	PCle	PCle slot 4 (x4)	PCle	PCle slot 4 (x4)
11	PCIE#5/GbE	PCle	NIC	PCle	Intel NIC
12	PCIE#6	PCle	SD 4.0 CR	PCle	SD 4.0 CR
13	PCIE#7	PCle	PCle slot 1 (x1)	PCle	PCle slot 1 (x1)
14	PCIE#8	PCle	M.2 WLAN*	PCle	M.2 WLAN*
15	PCIE#9/SATA#0/GbE	PCle	PCle slot 3 (x1)	SATA or PCle	M.2, SSD or S.E.* or DD*
16	PCIE#10/SATA#1	PCle	PCle slot 4 (x1)	None or PCle	None or M.2 S.E.*
17	PCIE#11				
18	PCIE#12/GbE				
19	PCIE#13/SATA#0/GbE	SATA	HDD1	PCle	Bridge to PCI32 slot
20	PCIE#14/SATA#1	SATA	M.2 SSD*	SATA/PCle (SATA Exp.)	HDD1-SATA or S.E.*
21	PCIE#15/SATA#2	SATA	HDD2	SATA/PCle (SATA Exp.)	None or HDD1-S.E.*
22	PCIE#16/SATA#3	SATA	ODD		
23	PCIE#17/SATA#4	SATA	HDD3		
24	PCIE#18/SATA#5	SATA	HDD4		
25	PCIE#19				
26	PCIE#20				





20.4 Terminating Unused GSPI Signals

GSPI signals are multiplexed with GPIOs and default to GPIO functionality. If GSPI interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.

§ 6

19.3 Terminating Unused UART Signals

UART signals are multiplexed with GPIOs and default to GPIO functionality (as input). If UART interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.

18.4 Terminating Unused I²C Signals

I²C signals are multiplexed with GPIOs and default to GPIO functionality (as input). If I²C interfaces are not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect.



Title		
019_PCH (GPIO)		
Size B	Document Number	Rev -2
	COLORADO MLK SKYLAKE-S	
Date:	Sheet 19 of 107	

58V VCC3 3P3V_SPI

4:15:17 18.21 24.25 31.35 38.40 42.47 46.51 53.55 56.57 58.59 61.64 66

15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#

15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#

15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#

15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#


15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#

15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#


15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#

15.24.99 SPI_MOSI
15.25.99 SPI_MISO
15.26 SPI_MISO
15.27 SPI_MISO
19 LPSS_GSPI0_MOSI
19 LPSS_GSPI0_MISO
18 DDPC_CTRL_DATA
18 DDPO_CTRL_DATA
16.81 SMBALERT#
15 TP_GPP_H_12
15 PCH_H0T#

Check GPIO require to Pull Up or Pull down





Signal	Usage	When Sampled	Comment
SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "Top Swap" mode. (Default) 1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through FITC). Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. Software will not be able to clear the Top Swap bit until the system is rebooted. 3. The status of this strap is readable using the Top Swap bit (Bus#, Device#1, Function#, offset DCH, bit4). 4. This signal is in the primary well.
GSPI0_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = Disable "No Reboot" mode. (Default) 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDR. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.



CONSENT STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU

PERSONALITY STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU



ESPI FLASH SHARING MODE
0: MASTER ATTACHED FLASH SHARING
1: SLAVE ATTACHED FLASH SHARING
PCH HAS INTERNAL WEAK PU


EKI BOOT STALL BYPASS IS ENABLE
IF SAMPLED HIGH PCH HAS INTERNAL WEAK PU

Signal	Usage	When Sampled	Comment
GSPI0_MOSI / GPP_B22	Boot BIOS Strap BR BES	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus#, Device#1, Function#, offset BCH, bit 6). Bit 6 Boot BIOS Destination 0 SPI (Default) 1 LPC Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. 3. Boot BIOS Destination select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GSP LAN. 4. This signal is in the primary well.
SMBALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = LPC is selected for EC. (Default) 1 = eSPI is selected for EC. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
SPI0_MOSI	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_MISO	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SMBALERT# / GPP_B23	Reserved	Rising edge of RSMRST#	This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_IO2	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_IO3	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.



Signal	Usage	When Sampled	Comment
HDA_SDO	Flash Descriptor Security Override	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default) 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. Asserting HDA_SDO high on the rising edge of PCH_PWROK will also halt Intel Management Engine after Chipset bring up and disable runtime Intel ME features. This is a debug mode and must not be asserted after manufacturing/debug. 3. This signal is in the primary well.
DDPB_CTRL_DATA / GPP_I6	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPC_CTRL_DATA / GPP_I8	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPD_CTRL_DATA / GPP_I10	Display Port D Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port D is not detected. (Default) 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
GPP_H12	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling. Notes: The pull-down resistor is disabled after RSMRST# de-asserts















Blanking



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
023_PCH_(Reserved)		
Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2
Date:		Sheet 23 of 107

SW Monitor
 2012/12/15
 For SW Monitor






DCBATOUT 7,24,28,42,43,45,46,47,48,49,50,51,53,55,58,59,86,88
VCC 15,24,27,41,42,44,45,46,55,56,57,58,60,64,67,68,86,88
VCC3 12,13,15,16,17,18,20,21,24,25,27,28,31,33,38,41,42,44,47,48,50,53,55,56,58,59,61,62,64,67,68,86,99
12V_S0 53


SIO_FAN_CONTROL
24 CPU_FAN_CTRL_SIO
24 CPU_FAN_TACH_SIO
From SIO
18,53 FAN_CTRL_POWER

4 PINS FAN CONTROL




SC065 01/12 Allen del

08/12 Allen add




THERMAL DIODES

24 SIO_VREF
24 REMOTE1+
24 DIMM_TMPIN2+
24,79 GPU_DPLUS
79 GPU_DMINUS





09/02 Allen modify for ME

SB021 10/06 Allen modify



SB006 09/30 Allen modify





DCBATOUT 7.24,26,42,43,45,46,47,48,49,50,51,53,55,56,59,60,61
V_3P3_A 15.21,24,25,26,27,31,33,34,41,42,44,47,48,50,53,55,56,59,61,62,64,67,68,69,99
VCC3 2.13,15,16,17,18,20,21,24,25,26,27,31,33,34,41,42,44,47,48,50,53,55,56,59,61,62,64,67,68,69,99

27 EAPD_DEPOP
27 PORTC_SPK_R
27 PORTC_SPK_L
24 BUZZER_SPKR_R
24 PCH_AUD_RST_N
24 SPKR_DET
27,55 PC_MONITOR_SW
55 SCALAR_OUT_R_C
55 SCALAR_OUT_L_C
55 HP_MUTE
55 SCALAR_MUTE






Table 1. GAIN and MASTER/SLAVE

MASTER / SLAVE MODE	GAIN	R1 (to GND) ⁽¹⁾	R2 (to GVDD) ⁽¹⁾	INPUT IMPEDANCE
Master	20 dB	5.6 kΩ	OPEN	60 kΩ
Master	26 dB	20 kΩ	100 kΩ	30 kΩ
Master	32 dB	39 kΩ	100 kΩ	15 kΩ
Master	36 dB	47 kΩ	75 kΩ	9 kΩ
Slave	20 dB	51 kΩ	60 kΩ	60 kΩ
Slave	26 dB	75 kΩ	47 kΩ	30 kΩ
Slave	32 dB	100 kΩ	39 kΩ	15 kΩ
Slave	36 dB	100 kΩ	16 kΩ	9 kΩ

(1) Resistor tolerance should be 5% or better.

Table 2. Recommended Input AC-Coupling Capacitors

GAIN	INPUT IMPEDANCE	INPUT CAPACITANCE	HIGH-PASS FILTER
20 dB	60 kΩ	1.5 μF	1.8 Hz
26 dB	30 kΩ	3.3 μF	1.6 Hz
32 dB	15 kΩ	5.6 μF	2.3 Hz
36 dB	9 kΩ	10 μF	1.8 Hz

$$P_{OUT} = \left(\frac{R_L}{R_L + 2 \times R_S} \right) \times V_P^2 \quad \text{for unclipped power}$$

Where:


R_S is the total series resistance including $R_{DS(on)}$ and output filter resistance.
 R_L is the load resistance.
 V_P is the peak amplitude
 $V_P = 4 \times PLIMIT$ voltage if $PLIMIT < 4 \times V_P$
 $P_{OUT} (10\%THD) = 1.25 \times P_{OUT} (unclipped)$

Table 3. POWER LIMIT Example


PVCC (V)	PLIMIT VOLTAGE (V) ⁽¹⁾	R to GND	R to GVDD	OUTPUT VOLTAGE (V _{rms})
24 V	GVDD	Open	Open	17.90
24 V	3.3	45 kΩ	51 kΩ	12.67
24 V	2.25	24 kΩ	51 kΩ	9.00
12 V	GVDD	Short	Open	10.33
12 V	2.25	24 kΩ	51 kΩ	9.00
12 V	1.5	18 kΩ	68 kΩ	6.30

(1) PLIMIT measurements taken with EVM gain set to 26dB and input voltage set to 1V_{rms}

Internal Speaker x 2




4W, 4ohm








V_JP1_BAT_VREG V_JP1_BAT_VREG 10.0V25
V_JP1_A V_JP1_A 16.2V25(25.0V-45.0V-55.0V-65.0V)


Grounding Circuit for Combo Jack Sleeve pin



To solve the background noise while combo jack connecting to an active speaker and system memory issue 2174235 without waking power.



Pin Define:
Pin1:HP_L
Pin2:HP_R
Pin3:Ring2
Pin4:Sleeve
Pin5:AGND
Pin6:JD
Pin7:GND
Pin8:GND



Pin Define:
Pin1:HP_L
Pin2:HP_R
Pin3:Ring2
Pin4:Sleeve
Pin5:AGND
Pin6:JD
Pin7:GND
Pin8:GND





TABLE A: Circuit









4-pin 3.5mm Headset Connector Pinout



Nokia, Lenovo mobile		
Pin Number	Pin Name	Description
1	Tip	Left Audio Out
2	Ring-1	Right Audio Out
3	Ring-2	Microphone
4	Sleeve	Ground / Common


iPhone, Samsung, Blackberry, HTC		
Pin Number	Pin Name	Description
1	Tip	Left Audio Out
2	Ring-1	Right Audio Out
3	Ring-2	Ground / Common
4	Sleeve	Microphone

5					4					3					2					1																																																																															
D																																																																																																			
C																																																																																																			
B																																																																																																			
A																																																																																																			
															<table><tr><td colspan="5"></td><td colspan="5" rowspan="2">Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</td></tr><tr><td colspan="10">Title</td><td colspan="5" rowspan="3"></td></tr><tr><td>Size</td><td colspan="8">Document Number</td><td colspan="6">Rev</td></tr><tr><td>A</td><td colspan="8" rowspan="2">COLORADO MLK SKYLAKE-S</td><td colspan="6">-2</td></tr><tr><td colspan="10">Date:</td><td>Sheet</td><td>30</td><td>of</td><td>107</td><td></td></tr></table>															Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					Title															Size	Document Number								Rev						A	COLORADO MLK SKYLAKE-S								-2						Date:										Sheet	30	of	107						
					Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.																																																																																														
Title																																																																																																			
Size	Document Number								Rev																																																																																										
A	COLORADO MLK SKYLAKE-S								-2																																																																																										
Date:										Sheet	30	of	107																																																																																						




0702 Eric modify from Dogfish


Transformer



ESD



7/24 Allen modify net name




Transformer

0703 eric modify connector

	Giga	100	10
Link	Orange	Green	Green
Act	Yellow	Yellow	Yellow
	Blink	Blink	Blink

RJ45




VCC5_USB 35.42.62


USB

17 USB_PCH_DN3
17 USB_PCH_DP3
17 USB_PCH_DN4
17 USB_PCH_DP4
17 USBP39*

17 USB_PCH_DN5
17 USB_PCH_DP5
17 USB_PCH_DN6
17 USB_PCH_DP6
17 USBP39*





ESD



Rear USB1

SB003 08/29 Allen modify for Dell ID
SB031 10/07 Allen modify for Dell ID




<Variant Name>

VCC5_USB 34.42.62
SBV 4,15,17,18,20,21,24,25,26,40,42,47,48,51,53,54,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100



USB 3.0

18 USB3_RX1_DN
18 USB3_RX1_DP
18 USB3_TX1_C_DN
18 USB3_TX1_C_DP
18 USB3_RX2_DN
18 USB3_RX2_DP
18 USB3_TX2_C_DN
18 USB3_TX2_C_DP
17 USB_PCH_DN1
17 USB_PCH_DP1
17 USB_PCH_DN2
17 USB_PCH_DP2
17 USB_OC1011
15 CHAR_EN
15 PCH_CHAR_CTL3
7,15,24,42,60,99 SLP_S4_N
4,40,42,48,50,53,55,99 SLP_S3_N


USB Power...Sidel



ESD





Side USB 3.0




SB051 10/20 Allen modify

Charger IC - TI TPS2546



To PCH GPIO41

CTL1 SLP_S3#	CTL2 SLP_S4#	CTL3 GPIO41	ILIM_SEL GPIO41	Mode	State
0	0	0	0	Turn off power switch & discharge VBUS	S4/S5
0	0	1	1	DCP	S4/S5
0	1	0	0	SDP	S3
0	1	1	1	DCP with HID auto detect USB data pass through	S3
1	1	0	0	SDP	S0
1	1	1	1	CDP	S0




Customer Name:



Doc 035_USB3.0_CONN
Rev -2

5					4					3					2					1																								
D																																												
C																																												
B																																												
A																																												


<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	COLORADO MLK SKYLAKE-S				-2
Date:			Sheet 36 of 107		

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size	Document Number		Rev
Custom	COLORADO MLK SKYLAKE-S		-2
Date:	Sheet 37 of 107		


5	4	3	2	1							
D					D						
C					C						
B					B						
A					A						
					<Variant Name>						
					<div><div></div><div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div></div>						
					Title						
					<table><tr><td>Size</td><td>Document Number</td><td>Rev</td></tr><tr><td>A</td><td>COLORADO MLK SKYLAKE-S</td><td>-2</td></tr></table>	Size	Document Number	Rev	A	COLORADO MLK SKYLAKE-S	-2
Size	Document Number	Rev									
A	COLORADO MLK SKYLAKE-S	-2									
					Date: Sheet 39 of 107						

VCC 15,24,26,27,42,44,45,46,55,58,57,58,60,64,67,66,66,68
VCC3 12,15,16,17,18,20,21,24,25,26,27,28,31,33,36,42,44,47,48,50,53,55,56,58,59,61,62,64,67,68,68,69

For layout top and bottom the same
U33 R981 R982 R983
R1718


0020 11/24 XLine modify

Adaptor in to generate DCBATOUT




DCBATOUT ○ <<< DCBATOUT 7,24,26,28,43,45,46,47,48,49,50,51,53,55,58,59,86,88
V_3P3_A ○ <<< V_3P3_A 15,21,24,25,28,29,43,49,64,99
V_5P0_A ○ <<< V_5P0_A 15,27,49,51
VCC ○ <<< VCC 15,24,26,27,41,44,45,46,55,56,57,58,60,64,67,68,86,88
VCC3 ○ <<< VCC3 12,13,15,16,17,18,20,21,24,25,26,27,28,31,33,38,41,44,47,48,50,53,55,56,58,59,61,62,64,67,68,86,99
VCC5_USB ○ <<< VCC5_USB 34,35,62
SB3V ○ <<< SB3V 4,15,17,18,20,21,24,25,31,35,38,40,47,48,51,53,55,56,57,58,59,61,64,86
SB5V ○ <<< SB5V 15,16,44,47,48,50,53,55,56,58,59,61,62,64,67,68,86,99


Run Power(VCC, VCC3, SB3V, SB5V, USB5V)



Jeffrey 0617




VCC5SB LED



Run Power(5V_S5->VCC USB)

06/15 Jeffrey modify



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File 042_Run PWR/USB/DSWPWR


Size C Document Number
COLORADO MLK SKYLAKE-S

Rev
-2


Date: Sheet 42 of 107

Intel SKYLAKE IMVP8 POWER CKT - 3+2 PHASE





VCC3	12,13,15,16,17,18,20,21,24,25,26,27,28,31,33,38,41,42,44,48,50,53,55,56,58,59,61,62,64,67,68,86,99
DCBATOUT	7,24,26,28,42,43,45,46,48,49,50,51,53,55,58,59,86,88
V_CPU_SA	7,9,48
SB5V	15,24,42,44,48,50,64,68
SB3V	4,15,17,18,20,21,24,25,31,35,38,40,42,48,51,53,55,56,57,58,59,61,64,86






Table 2. Power Up Sequencing(RT8243A)


ENLDO(V)	SECFE	ENTRIP1	ENTRIP2	LDOS(V)	LDOS3(V)	SMPS1	SMPS2
LOW	LOW	X	X	OFF	OFF	OFF	OFF
>1.6V =>High	LOW	X	X	On	On	OFF	OFF
>1.6V =>High	>2.3V =>High	OFF	OFF	On	On	OFF	OFF
>1.6V =>High	>2.3V =>High	OFF	On	On	On	OFF	On
>1.6V =>High	>2.3V =>High	On=>PD	On=>PD	On	On	On	On
>1.6V =>High	>2.3V =>High	On	OFF	On	On	On	On

SB3V <<>> SB3V 4,15,17,18,20,21,24,25,31,35,38,40,42,47,48,53,55,56,57,58,59,61,64,86

DCBATOUT <<>> DCBATOUT 7,24,26,28,42,43,45,46,47,48,49,50,53,55,58,59,86,88

V1P0_PCH_S5 <<>> V1P0_PCH_S5 7,15,21,99

V_5P0_A <<>> V_5P0_A 15,27,42,49




$$V_{out} = 0.704 * (1 + R1/R2)$$

$$= 0.704 * (1 + 10/22.6)$$

$$= 1.015504V$$

08/27 Allen del

<Variant Name>









Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number	Rev
A3	COLORADO MLK SKYLAKE-S	-2


Date:	Sheet 52 of 107
-------	-----------------

DCBATOUT 12V_S0 7,24,26,28,42,43,45,46,47,48,49,50,51,55,58,59,86,88
 VCC3 12,13,15,16,17,18,20,21,24,25,26,27,28,31,33,38,41,42,44,47,48,50,55,56,58,59,61,62,64,67,68,86,99
 SB3V 4,15,17,18,20,21,24,25,31,35,38,40,42,47,48,51,55,56,57,58,59,61,64,86



SLP_S3_N
 S0: H
 S3/S4/S5: L

15,24,35,40,42,48,50,55,99



En Threshold	Logic Low Voltage	V _{IL}	--	--	0.4	V
	Logic High Voltage	V _{IH}	1.4	--	5.5	V


<Variant Name>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title 053_12V(RT8289)

Size A3 Document Number COLORADO MLK SKYLAKE-S Rev -2

Date: Sheet 53 of 107



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Size	Document Number	Rev
Custom	COLORADO MLK SKYLAKE-S	-2
Date: Sheet 54 of 107		

SSID = Scalar

Audio Out

LVD5-OUT

Pin 118
PW on Latch 118
External MCU Pull Low

DMC1-IN

CONTROL

From OSD BTN

From CPU

WDP-IN

OSD

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW

PC_MONITOR_SW


PC_MONITOR_SW

BEAD 30ohm100MHz(1A)




如果有使用D0，請在在通放0.01F(MLCC)

Main EEPROM




Michael 2012/2/6


EEPROM for OSD



AD3418 8M08 3.1A, 60mhz, Vgs=10V
NMOS R1 Enable L-Disable
3.1A 60 mhz(10V)
(Vds 30V, Vgs 12V)




B-EVEN



B-EVEN



B-EVEN




B-EVEN



B-EVEN



B-EVEN




B-EVEN




B-EVEN


LCD ON/OFF




LCD ON/OFF



LCD ON/OFF




LCD ON/OFF



LCD ON/OFF



LCD ON/OFF




LCD ON/OFF




PC_MONITOR_SW



PC_MONITOR_SW



PC_MONITOR_SW




PC_MONITOR_SW




PC_MONITOR_SW




PC_MONITOR_SW



PC_MONITOR_SW



PC_MONITOR_SW




VCC3 10,13,15,16,17,18,20,21,24,25,26,27,28,31,33,36,41,42,44,47,48,50,53,55,58,59,61,62,64,67,68,69,99
SBV 4,15,17,18,20,21,24,25,31,35,38,40,42,47,48,51,53,55,57,58,59,61,64,69
VCC 16,24,26,27,41,42,44,45,48,53,57,58,60,64,67,68,69,98

HDMI



8 DDPB_B_TX_DP_0
8 DDPB_B_TX_DP_1
8 DDPB_B_TX_DP_2
8 DDPB_B_TX_DP_3
8 DDPB_B_TX_DP_4
8 DDPB_B_TX_DP_5
8 DDPB_CTRL_CLK
18 DDPB_CTRL_DATA
18 DDPB_B_HPD
24 EC_HDM_PD_N






HDMI




09/17 Allen modify



ESD









	Cable Spec			
23.8"Panel Model	PANEL_SEL1	PANEL_SEL2	PANEL_SEL3	Vout
LG	1	0	0	3.4 Vout 1,2,3 RTN
BOE	1	1	0	3.4 Vout 1,2,3 RTN
AUO	1	0	1	3.4 Vout 1,2,3,4 RTN

23.8"Panel Model	PANEL_SEL1	PANEL_SEL2	PANEL_SEL3	Vout
LG	0	1	1	3.4 Vout 1.6 RTN
BOE	0	0	1	3.4 Vout 1.5,6 RTN
AUO	0	1	0	3.4 Vout 1.2,3.4 RTN

2-011




SATA

- 17 SATAHDR_RX_DP2
- 17 SATAHDR_RX_DN2
- 17 SATAHDR_TX_DN2
- 17 SATAHDR_TX_DP2
- 17 SATAHDR_RX_DP3
- 17 SATAHDR_RX_DN3
- 17 SATAHDR_TX_DN3
- 17 SATAHDR_TX_DP3


SATA

Layout: Please put them together



08/11 Allen modify SATA connector

06/26 Allen modify net name





NGFF(A Key)

CLINE

PCIE

USB

I2C

CLOCK

OTHER





Table 19. MLDIR Pin Termination

Display Capability on Display-A2 Card	Example	MLDIR Pin Termination on Display-A2 Card
DisplayPort Sink	Card is a wireless display transmitter	Terminated directly to GND
DisplayPort Source	Card is a wireless display receiver	Terminated directly to V _{DDT}
DisplayPort Sink or Source	Card is configurable as either a wireless display transmitter or receiver	(H-Z) single input load




VCC3 <<<> VCC3 12,13,15,16,17,18,20,21,24,25,26,27,28,31,33,36,41,42,44,47,48,50,53,55,56,58,59,61,64,67,68,86,99
VCC5_USB <<<> VCC5_USB 34,35,42



USB TOUCH PANEL


17 USB_PCH_DN8 <<<>
17 USB_PCH_DP8 <<<>
24 TP_DET <<<> GP10

TOUCH PANEL



FOR EMI





<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2

Date: Sheet 63 of 107

SB3V 4,15,17,18,20,21,24,25,31,35,38,40,42,47,48,51,53,55,56,57,58,59,61,86
VCC3 12,13,15,16,17,18,20,21,24,25,26,27,28,31,33,36,41,42,44,47,48,50,53,55,56,59,59,61,62,67,68,69,99
VCC 15,24,26,27,41,44,46,46,55,56,57,58,60,67,68,68,88
SB3V 15,24,42,44,47,48,50,68
V_3P3_A 15,21,24,27,28,29,42,43,49,99

Power Button/Reset
15,24,99 PWRBTN_N


TO SIO
HD_LED
17 PCH_SATA_LED_N
24 SIO_HDD_LED
24 SIO_YELLOW
24 SIO_GREEN
24 SIO_GREEN_PWM
OSD
15,24,55 OSD_MENU OSD_MENU
19,55 OSD_UP OSD_UP
19,55 OSD_DN OSD_DN
55 OSD_BIST_N OSD_BIST_N
17 PWRON_DET_N PWRON_DET_N



	Function
BTN1	UP
BTN2	DOWN
BTN3	MENU

SC038


Reserve for HDD LED Control on Power LED





07/14 Allen add



LOW ACTIVE



HDD LED




08/04 Allen modify

PWR Connector

SC030 11/24 Allen modify

SC056 01/08 Allen modify


SC056 01/08 Allen modify




1-001 05/25 Allen modify

1-002 05/25 Allen modify

2054 01/02 Allen modify



	LED_YELLOW	LED_GREEN
ORANGE (SUS_LED)	L	H
WHITE (PWR_LED)	H	L



<Variant Name>

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A4

COLORADO MLK SKYLAKE-S

-2

Date:

Sheet 65 of 107

<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number																		Rev
A4	COLORADO MLK SKYLAKE-S																		-2

5	4	3	2	1
D				
C				
B				
A				


<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Size A3	Document Number COLORADO MLK SKYLAKE-S	Rev -2
Date:	Sheet 66 of 107	

VCC 15,24,26,27,41,42,44,45,46,55,56,57,58,60,64,68,86,88
VCC3 12,13,15,16,17,18,20,21,24,25,26,27,28,31,33,38,41,42,44,47,48,50,53,55,56,58,59,61,62,64,68,86,99

Free Fall Sensor

o716 modfiy from PLANO



Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of the mass of the NB as possible as you can

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

<Variant Name>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

067_FFS

Size B

Document Number

COLORADO MLK SKYLAKE-S

Date:

Sheet

67

of

107


Rev

-2


SSID = DEBUG PORT



LPC DEBUG PORT



Follow Eagle



D

C

B

A

<Variant Name>

Reserved



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A

Document Number

COLORADO MLK SKYLAKE-S

Rev

-2

Date:

Sheet

69

of

107

5

4

3

2

1

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

Reserved

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A4

Document Number
COLORADO MLK SKYLAKE-S

Rev
SA

Date:Sheet70of107

<Variant Name>

Reserved



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	SA

Date: Sheet 70 of 107

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A4

COLORADO MLK SKYLAKE-S

-2

Date:

Sheet 71 of 107


<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2



5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Size	Document Number	Rev
A3	COLORADO MLK SKYLAKE-S	-2
Date:	Sheet 72 of 107	

5

4

3

2

1

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

COLORADO MLK SKYLAKE-S

Rev

-2

Date:

Sheet 73 of 107

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Reserved

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A	COLORADO MLK SKYLAKE-S				-2
Date:		Sheet	74	of	107

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Reserved

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2

Date:	Sheet 75 of 107
-------	-----------------

<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reserved					
Size		Document Number			Rev
A4		COLORADO MLK SKYLAKE-S			-2
Date:				Sheet	75 of 107

+V_3P3_VGA 79,80,86,88

```

5 PEG_TXP[7..0] >>>
5 PEG_TXN[7..0] >>>



5 PEG_RXP[7..0] <<<
5 PEG_RXN[7..0] <<<

100M_16PORT_DP >>>
100M_16PORT_DN >>>

76 PLTRST_SL_N >>>






9 PEX_RST_GPU <<<


```




Michael 2011/12/12

Add two 1uF Caps according to the NV Comment





V3_3P3_VGA 76.000000
V3_3P3_VGA 76.000000
V3_3P3_VGA 76.000000



GPIO0, GPIO6 is for GC6 feature, no need to connect since this project won't support GC6.
GPIO1 is for FB voltage control, no need to connect since the FBVDD0 is 1.3V for all P-States.
GPIO12: High-Ac Mode/Low-Battery Mode enter slow down functional for power saving. Recommend Pull-High for AC mode.
GPIO13 PSI: Change Phase from two to one, and then enter slow down functional for power saving.

GPIO	GPIO Name
GPIO0	Reserved
GPIO1	MEM_VDD_CTL
GPIO2	UNUSED
GPIO3	UNUSED
GPIO4	UNUSED
GPIO5	Reserved
GPIO6	FB_CLAMP_TGTL_REQ
GPIO7	3D Vision L/R Signal
GPIO8	GPU Thermal Alert
GPIO9	FB_Volt Control
GPIO10	GPU Thermal Alert
GPIO11	FB_Volt Control
GPIO12	PMWR_Level AC Detect
GPIO13	UNUSED (No Need to Set in VBIOS)
GPIO14	N/A on Package
GPIO15	N/A on Package
GPIO16	N/A on Package
GPIO17	N/A on Package
GPIO18	N/A on Package
GPIO19	N/A on Package
GPIO20	N/A on Package
GPIO21	N/A on Package

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	Reserved			
GPIO1	MEM_VDD_CTL	O	Memory VDD VID	Pull-up/pull-down to the FBVDD0/Q boot voltage
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100 kΩ pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	100 kΩ pull-down
GPIO4	LCD_BLEH	O	Panel Backlight Enable	100 kΩ pull-down
GPIO5	Reserved			
GPIO6	Reserved			
GPIO7	3D Vision	O	3D Vision L/R Signal	100 kΩ pull-down
GPIO8	OVERT	I/O	Catastrophic Over Temperature	100 kΩ pull-up
GPIO9	THERM_ALERT	I/O	Thermal Alert, Open Drain	100 kΩ pull-up
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100 kΩ pull-down
GPIO11	PWM_VID	O	GPU Core VDD PWM control signal	100 kΩ pull-up
GPIO12	PWR_LEVEL	O	AC power detect or power supply overdraw input	100 kΩ pull-up
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AOH to enable two phase.
GPIO14	HPD	I	Hot Plug Detect for IFFA used as DisplayPort or for IFFAB when used as Dual Link DVI	See Figure 12-1
GPIO15	HPD_C	I	Hot Plug Detect for IFFC	See Figure 12-1
GPIO16	Reserved			
GPIO17	HPD_D	I	Hot Plug Detect for IFPD	See Figure 12-1
GPIO18	HPD_E	I	Hot Plug Detect for IFPE	See Figure 12-1
GPIO19	HPD_F or HPD_B	I	Hot Plug Detect for IFFD or for IFFB when used as DisplayPort	See Figure 12-1
GPIO20	Reserved			
GPIO21	Reserved			

STRAP






Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 1	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	S0R3_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_SEL	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			
STRAP2				
STRAP3				
STRAP4				


RAM_CFG Strap




PCIEX_MAX_SPEED Strap



SUB_VENDOR Strap



SMB_ALT_ADDR Strap



VGA_DEVICE Strap





Table 4. H165-GM/GT-LP D0R3L Recommended Memories

Memory Type	FBVDD0/VBDD0	Memory Density	Configuration	Manufacturer	Manufacturer Part Number	Die Revision	Strap	Memory Speed (MHz)	Memory Data Rate	Notes
DDR3L	1.35V/1.35V	128MiB/16	Single Bank or Single Bank Stacking for Dual Bank	Hyundai	H5TC2G56PFR-11C	F-die	D-04	900	1122	Production ready
				Micro	MT41J128M16JT-093GUR	F-die	D-04	900	1122	Production ready
				Samsung	K4V2G1646Q-BC1A	Q-die	D-04	900	1122	Production ready
				Hyundai	H5TC4G32AFR-11C	A-die	D-04	900	1122	Production ready
DDR3L	1.35V/1.35V	256MiB/16	Single Bank or Single Bank Stacking for Dual Bank	Hyundai	MT41J256M16H0-093GIE	E-die	D-04	900	1122	Production ready
				Micro	K4V2G1646Q-BC1A	Q-die	D-04	900	1122	Production ready
				Samsung	K4V2G1646Q-BC1A	D-die	D-04	900	1122	Production ready
				Hyundai	H5TC4G32AFR-11C	A-die	D-04	900	1122	Production ready


Table 15-2. Resistance Mapping to Hex Values


Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

XTAL




THERMAL PROTECTION






CHANNEL A:1GB DDR3

72.42164.G0U 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Samsung- K4W2G1646E-BC11
0B41791AA 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Hynix- H5TQ2G63DPR-11C








CHANNEL A:1GB DDR3

72.42164.G0U 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Samsung- K4W2G1646E-BC11
0B41791AA 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Hynix- H5TQ2G63DFR-11C




CHANNEL A:1GB DDR3

72.42164.G0U 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Samsung- K4M2G1646E-BC11
 0B41791AA 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Hynix- H5TQ2G63DFR-11C



CHANNEL A:1GB DDR3

72.42164.G0U 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Samsung- K4W2G1646E-BC11
0B41791AA 2Gb DDR3 128M*16 900MHz SDRAM FBGA96P Hynix- H5TQ2G63DFR-11C





5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Size	Document Number	Rev
Custom	COLORADO MLK SKYLAKE-S	-2
Date:	Sheet 85 of 107	

+V_3P3_VGA 16.79,80.88
 +V_1P35_VGA 76.78.79
 VCC3 12.13,15,16,17,18,20,21,24,25,26,27,28,31,33,38,41,42,44,47,48,50,53,56,58,59,61,62,64,67,68,69
 VCC 15,24,26,27,41,42,44,45,46,55,56,57,58,60,64,67,68,69
 DCBATOUT 7,24,26,28,42,43,45,46,47,48,49,50,51,53,55,58,59,61
 V_3M 7,10,12,13,16,60
 5BIV 4,15,17,19,20,21,24,25,31,35,38,40,43,47,48,51,53,56,57,58,59,61,64

3D3V_S0 to 3D3V_DELAY Transfer







<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Size	Document Number	Rev
Custom	COLORADO MLK SKYLAKE-S	-2
Date: Sheet 87 of 107		






5	4	3	2	1
D				
C				
B				
A				


<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A3	COLORADO MLK SKYLAKE-S				-2
Date:	Sheet 90 of 107				


5	4	3	2	1
D				
C				
B				
A				

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size	Document Number		Rev
A3	COLORADO MLK SKYLAKE-S		-2
Date:	Sheet 91 of 107		



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size C	Document Number COLORADO MLK SKYLAKE-S	Rev -2
-----------	---	-----------

Date:	Sheet 82 of 107
-------	-----------------

5	4	3	2	1
D				
C				
B				
A				

<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	COLORADO MLK SKYLAKE-S				-2
Date:			Sheet 93 of 107		

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A4

COLORADO MLK SKYLAKE-S

-2

Date:


Sheet 94 of 107

<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	COLORADO MLK SKYLAKE-S				-2
Date:			Sheet 94 of 107		

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2

Date:	Sheet 95 of 107
-------	-----------------

<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	COLORADO MLK SKYLAKE-S				-2
Date:			Sheet 95 of 107		

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A4

Document Number

COLORADO MLK SKYLAKE-S

Rev

-2

Date:

Sheet

96

of

107

5

4

3

2

1

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A4

COLORADO MLK SKYLAKE-S

-2

Date:Sheet 97 of 107

<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size	Document Number				Rev
A4	COLORADO MLK SKYLAKE-S				-2
Date:			Sheet 97 of 107		

5					4					3					2					1				
D																								
C																								
B																								
A																								

<Variant Name>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A4

COLORADO MLK SKYLAKE-S

-2

Date:Sheet 98 of 107


<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2



D

D

C

C

B

B

A

A

<Variant Name>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A4

Document Number


COLORADO MLK SKYLAKE-S

Rev

-2

Date:

Sheet 100 of 107



<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	Document Number	Rev
A4	COLORADO MLK SKYLAKE-S	-2

Date: Sheet 101 of 107

POWER ON SEQUENCE



3.3V-->NVVDD&PEX_VDD(+V_VGA_CORE&+V_1P05_VGA)-->FBVDD/Q(+V_1P5_VGA)





Figure 3-7. Example of Power-Up Sequencing Order



CRB	+V3_BAT → RTCRST# → AC_IN → +V5D5W → +V3p3DSW → DPWRGD → SMC_RST# →
	0 1 2 3 4 5
	BAT → RTCRST# → AC_IN → 19V → V_5P0_A → DPWRGD →
	0 1 2 3 4 5
CRB	+VSDUAL → +V1P8A → +V5A → +V3p3A → BACKFEED_CUT_N → LATCHED_BACKFEED_CUT → +VCCST_VCCSFR → +V1P0A → RSMRST# → RSMRST#
	6 7 8 9 10
	SLP_SUS# → SB5V → SB3V → V_1P8_A → V_CPU_ST_PLL → +V1P0A → RSMRST# → SUSWARM# → SUSACK#
	6 7 8 9 10 11
CRB	→ SUSWARM# → SUSACK# → PWRBTN → SLP_S5 → SLP_S4 → SLP_S3 → +VCCST_VCCSFR → +VCCST_VCCPLL → +VPP(DDR4) →
	11 12 13 14 15 16
	→ PWRBTN → SLP_S5 → SLP_S4 → SLP_S3 → V_SM → +VCCST_VCCSFR → VCC3 → VCCIO → VCCIO_EN →
	12 13 14 15 16
CRB	FPGA_VDDQ_EN → PS_ON_N → +V12S → +VSS → VCCIO_EN → +VCCIO → PWRGD_VCCPLL_OC → VDDQ_PWRGD_ISOLATE →
	17 18 19 20 21
	V_CPU_IO → DDR_VTT_CNTL → +VDDQ_VTT → VCCIO_PWRGD → V_CPU_GT/V_CPU_CORE → V_CPU_SA
	17 18 19 20 21
CRB	→ VCCIO_PWRGD → +VCCSA → VR_READY → ALL_SYS_PWRGD →
	22 23 24 25
	→ VR_READY → ALL_SYS_PWRGD → PWRGD_3V →
	22 23 24
CRB	SYS_PWRGD → PLTRST# → PLTRST_CPU#
	26 27
	PLTRST# → PLTRST_CPU#
	25



Notes:
If +VCCST_VCCSFR is only in S0,
power can be controlled by slp_s4.

AC/DC ADAPTER

POWER: ADP-90WB
INPUT: 100-240V (1.5A)
OUTPUT: 19.5V (4.62A)







D

C

B

A



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of Temperature on the Rate of Reaction	John Doe	2018	Journal of Chemical Education	95	3	456-462
2. Kinetics of the Reaction Between Hydrogen Peroxide and Potassium Iodide	Jane Smith	2017	Journal of Chemical Education	94	2	321-328
3. The Effect of Concentration on the Rate of Reaction	Michael Brown	2016	Journal of Chemical Education	93	1	123-130
4. The Effect of Surface Area on the Rate of Reaction	Sarah White	2015	Journal of Chemical Education	92	4	567-574
5. The Effect of Catalyst on the Rate of Reaction	David Green	2014	Journal of Chemical Education	91	5	678-685

Size
A

Document Number


COLORADO MLK SKYLAKE-S

Rev
-2

Date:

Sheet 106 of 107

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Size A	Document Number COLORADO MLK SKYLAKE-S				Rev -2
Date:			Sheet	107	of 107